A Parametrizable Hybrid Stack-Register Processor as Soft Intellectual Property Module
نویسندگان
چکیده
Hardware/Software Co-Design usually encounters serious problems to guarantee strong real-time constraints while serving many interrupt routines. We present an enhanced register-based RISC processor, which is capable of launching every interrupt routine within two clock cycles. This processor is implemented as soft IP-Module and features a customizable instruction set, extensive parameterization, and a synthesis model with separate core and interfaces. An automatic derivation of adequate test vectors from the current parameter setting verifies the correct functionality.
منابع مشابه
A new processor design based on 3D cache
The interconnection is becoming one of main concerns in current and future microprocessor designs from both performance and consumption. Three-dimensional integration technology, with its capability to shorten the wire length, is a promising method to solve issues related the interconnection. In this paper, we propose a new processor architecture based on 3D cache. We integrate 3D cache with th...
متن کاملA modulus replication complex-adaptive-filter IP core Un filtre adaptatif complexe de réplication de module pour un noyau de PI
A modulus replication complex-adaptive-filter IP core Un filtre adaptatif complexe de r ´ eplication de module pour un noyau de PI In this paper the modulus replication residue number system (MRRNS) is used to design a high-throughput multirate equalizer for an asymmetrical wireless LAN, where all of the equalization functions are carried out in the base station. The MRRNS mapping technique all...
متن کاملInvestigating opportunities for instruction-level parallelism for stack machine code
Today, many general-purpose register-file (GPRF) architectures implement instructionlevel-parallelism (ILP) techniques to improve performance. Less has been done in this area for the so-called ‘stack architecture’. Nonetheless, stack architectures have many advantages over GPRF architectures. Applying ILP techniques in the stack processor domain might ultimately achieve similar, or better, perf...
متن کاملEarly Load Address Resolution Through Register Tracking
Higher microprocessor frequencies accentuate the performance cost of memory accesses. This paper presents novel, non-speculative techniques that partially hide the increasing load-to-use latency, by allowing the early issue of load instructions. Early load address resolution relies on register tracking to safely compute the address of memory references in the frontend part of the processor pipe...
متن کاملPerformance Advantage of the Register Stack in Intel® ItaniumTM Processors
The Intel® ItaniumTM architecture provides a virtual register stack of unlimited size for use by software. New virtual registers are allocated on a procedure call and deallocated on return. Itanium processors implement the register stack by means of a large physical register file, a mapping from virtual to physical registers, and a Register Stack Engine (RSE) that saves and restores the content...
متن کامل